(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property **Organization**

International Bureau



(43) International Publication Date 8 April 2004 (08.04.2004)

PCT

(10) International Publication Number WO 2004/030093 A1

- (51) International Patent Classification⁷: H01L 23/051, 23/492, 23/48, C22C 49/06
- (21) International Application Number:

PCT/CH2003/000646

(22) International Filing Date:

29 September 2003 (29.09.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

02405836.4

27 September 2002 (27.09.2002)

- (71) Applicant (for all designated States except US): ABB RE-SEARCH LTD [CH/CH]; Affolternstrasse 52, CH-8050 Zürich (CH).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): GUNTURI, Satish [IN/CH]; Im Ergel 10, CH-5404 Baden 4 Kantonsspital (CH). SCHNEIDER, Daniel [CH/CH]; Promenadengasse 12, CH-8001 Zürich (CH).
- (74) Agent: ABB SCHWEIZ AG; Intellectual Property (CH-LC/IP), Brown Boveri Strasse 6, CH-5400 Baden (CH).


- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:


- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: PRESS PACK POWER SEMICONDUCTOR MODULE



(57) Abstract: The high-power press pack semiconductor module (1) comprises a layer (3, 4), which is brought into direct contact with one or both of the main electrodes of the Si semiconductor chip (2), said layer being made of a metal matrix composite material whose coefficient of thermal expansion can be tailored to a value either close to or matching that of Si.



Press Pack Power Semiconductor Module

DESCRIPTION.

Background of the Invention

The present invention relates to the technical field of power electronics. It concerns a high-power press pack semiconductor module, in particular an IGBT (Insulated Gate Bipolar Transistor) or a Thyristor module.

Background Art

Press pack modules comprising either Thyristor or IGBT semiconductor devices are used in the field of power electronics for switching applications as in HVDC-converters (high voltage direct current converters). In order to achieve higher blocking voltages than with individual devices press pack modules are stacked in series on top of each other. Pressure is applied to that stack to assure proper electrical and thermal contact between the individual press pack modules.

In case of a defect in one of the pressure-contacted semiconductor devices of such a stack, the Si (silicon) chip of the semiconductor device first melts locally, as current flows, forming a conductive channel (hot spot) over the entire thickness of the device. The faulty semiconductor device ideally forms a stable short circuit and takes the entire rated current of the stack. Redundant semiconductor devices introduced in the stack take the additional load due to failure of the defective device. A single defective device will therefore not lead to failure of the entire stack. The defective device will remain in the stack until it is replaced in course of regular maintenance work.

Short circuit failure mode (SCFM) occurs in standard Thyristor press packs, where the large Si area of the semiconductor chip sandwiched between Mo (molybdenum) plates, along with hermetic sealing of the package aids in maintaining a relatively stable compound that forms the short circuit.

However, in the case of press packs that are not hermetically sealed and utilize IGBTs with a smaller area of mechanical contact, the short circuit that is formed is not stable

U



enough due to a variety of reasons concerning oxidation, fast consumption of the hotspot alloy (and hence the Si semiconductor chip) due to aging, metallurgical incompatibility to name a few.

A new power semiconductor module with further improved SCFM (short circuit failure mode) behavior is introduced in US 6,426,561. A metallic layer composed of a suitable material is brought into direct contact with one or both of the main electrodes of the Si semiconductor chip. The material of this metallic layer forms a eutectic mixture with Si. In the event of a defect, the entire sandwich structure is heated and, once the melting point of the eutectic mixture is reached, a conductive melt starts to form on the contact surface between said layer and the Si. This melting zone will then expand over the entire thickness of the Si semiconductor chip, forming a metallically conductive channel, which provides a more stable hotspot and hence longer SCFM life of the module.

However, under normal operating conditions at high power ratings that give rise to higher temperature gradients in the semiconductor devices, the introduction of a metallic layer in contact with the chip raises the problem of thermo-mechanical fatigue (also known as intermittent operating load, IOL) and fretting due to thermal cycling and differences in the coefficients of thermal expansion (CTE) between the Si semiconductor chip and the metallic layer in contact. This could potentially result in early failure of the Si semiconductor chip.

US 4,196,442 describes a semiconductor device in which the semiconductor substrate is bonded on at least one electrode surface to a supporting electrode, which is a composite body comprising of graphite fibers embedded in an electrically conductive matrix. The patent describes the advantages derived from using an annular configuration of the fibers to attain the required CTE match with the semiconductor substrate and discourages the use of a 2 dimensional random arrangement of short fibers due to problems encountered with bulging upon heating to 300°C. The metallic matrix in this case comprises of mainly of Cu with carbide forming elements, while alloys of Al, Ag and their alloys are mentioned to be also suitable.

Summary of the Invention

Accordingly, it is an object of the present invention to provide a novel high-power press pack semiconductor module, which meets both intermittent operating load and short



circuit failure mode requirements while at the same time possessing better mechanical properties to withstand creep at high temperatures This object is achieved by a high-power press pack semiconductor module with the features of the independent Claim.

According to the invention, the high-power press pack semiconductor module comprises a layer, which is brought into direct contact with one or both of the main electrodes of the Si semiconductor chip, said layer being made of a MMC (metal matrix composite) material utilising two-dimensional, in the plane of the contact interface randomly oriented short graphite fibers whose CTE can be tailored to a value either close to or matching that of Si.

The inventive module has an enhanced IOL capability due to CTE compatibility with the semiconductor and reduced power dissipation during normal operation when MMCs with higher thermal conductivities are used. It also has improved SCFM performance due to reduced power dissipation in the hotspot. Even if bowing in the plates occurs either during manufacture or during assembly processes (involving heating to facilitate bonding processes for eg soldering), the bow is flattened out by the use of a matrix comprising of AI or Ag and their alloys, under the pressure that the stack is subjected to in service giving a good contact between the interfaces involving the composite material.

Due to the metal matrix composite material the press pack semiconductor module has also enhanced mechanical strength and creep resistance compared with pure metallic materials that form the matrix, thus improving the reliability of the module in service.

In order to further improve on SCFM requirement where the entire rated current of a stack is to be taken up by the short circuit formed by the hotspot alloy and to give rise to a more stable and longer operational time of the semiconductor module, metal matrix composites with high metallic content that can easily alloy with the Si from the chip and form eutectics are preferably to be used.

The same composite material (eg. Al-graphite) can be used on either side of the Si semiconductor chip, resulting in a continuous current carrying path due to joining/bonding of the materials under SCFM conditions. As the same material is used on either side the possibility of forming deleterious metallurgical phases, e.g. intermetallics with low thermal and electrical conductivities is minimized.



However, under conditions where power dissipation is low and hence the rate of formation of intermetallics is also low, two different composites or a combination of a metal with matching CTE on one side and a composite on the other can be used.

In order to obtain an adequate electrical contact between the main electrodes of the Si semiconductor chip and the metallic contact surfaces the contact surfaces on either side of the Si semiconductor chip can either be freely floating or bonded to the chip by a variety of techniques (soldering, sintering using metallic powders, diffusion bonding or conducting adhesives).

Metal matrix composites base and top plates comprising Al-graphite have proven to be easier and cheaper to produce than materials used for conventional substrates and contacting plates.

In order to improve contact properties and friction, contacting surfaces of the Si semiconductor chip and the metal matrix composite layers can be plated with conventional materials and coatings.

Further advantages arise from the dependent claims.

Brief Description of the Drawings

Further characteristics and advantages of the invention shall emerge more clearly from the following detailed description when considered in connection with the attached drawings, wherein:

- Fig. 1 schematically shows the high-power press pack semiconductor module according to the invention with a semiconductor device arranged between a top and a base plate, and
- Fig. 2 shows an enlarged view of the semiconductor device arrangement of Fig. 1.

Description of the Preferred Embodiments

Referring now to the drawings, Fig. 1 shows a cross section through a preferred exemplary embodiment of a high-power press pack semiconductor module according to the invention. A number of individual Si semiconductor chips 2, e.g. IGBT or Diodes, are arranged isolated and alongside one another in a common housing. These chips are electrically connected in parallel, and the active semiconductor area required for high



currents is in this way composed of a large number of individual surfaces. Fig. 1 does not show the normally bonded gate connections for actuating the semiconductor component.

The Si semiconductor chips 2 have a metallized main electrode on both the top face and bottom face, which make electrical contact with metallic contact surfaces. The chips are mounted on a conductive base plate 4 and a conductive top plate 3 is arranged directly above each chip. A contact piston 5 is pressing the top plate and the Si semiconductor chip against the base plate. The arrangement with contact piston, top plate, Si semiconductor chip and base plate is pressed between two module power connections 11 and 12 that are held together by electrically isolating housing elements 13. The pressure applied between the two module power connections is ensured to be adequate enough to flatten any bow resulting from manufacturing or processing conditions.

Base plate 4 and top plate 3 are made of a metal matrix composite material whose CTE can be tailored to a value either close to or matching that of Si semiconductor chip.

A great number of composites could be designed to match the CTE requirements and hence have adequate IOL compatibility. However, in order to have the required electrical conductivity, that will enable lower power dissipation due to current passage, the matrix should be metallic (i.e. Ag (Silver), AI (Aluminum), Cu (Copper) or Au (Gold)) while the reinforcement could be of any other type of material (non metallic, e.g. graphite, ceramic, e.g. SiC; or another metal as in Mo fibres or platelets embedded in a metallic matrix). Some examples of such metal matrix composites are AI-graphite, Cugraphite, Cu-Mo, AI-SiC, Be-Beo. Conducting polymers, polymer composites and ceramics could also be an option. However given the SCFM requirement where the entire rated current of the stack is taken up by the short circuit formed by the hotspot alloy, metal matrix composites give rise to longer operating periods at higher power ratings. Composites with high metallic content that can easily alloy with the Si from the chip and form eutectics give rise to a more stable and longer operational time.

For the particular case of Al-graphite being used as the MMC material of choice, good SCFM performance is achieved with Si semiconductor chips being sandwiched between two Al-graphite plates comprising an Al matrix alloy with a Si content in the range of the eutectic composition. Al-graphite MMC material is commercially available with Si having been added during casting to improve the fluidity of the molten metal owing to the



eutectic reaction and also in the case of Al-graphite castings to prevent the formation of the deleterious aluminum carbide and promote wetting of the graphite fibers.

The composition of the Al matrix alloy is designed to contain as low Si content as possible without affecting the castability, wettability of the graphite fibers and prevent the formation of the deleterious aluminum carbide. An example of such a matrix alloy that is commercially available is A356 (approximate composition 7% Si, 0.3% Mg and balance Al) that could be used for making the composite with graphite fibers. This composite provides improved SCFM performance compared to designs utilising Mo baseplates and Al or Ag top plates as stated in US 6,426,561. Varying Si contents below the eutectic point in the matrix alloy would further improve SCFM performance with the lowest Si content being the best choice. Similar results are achieved with other composites like Ag-graphite in which the matrix metal is capable of alloying with Si. The choice of Si composition in the matrix alloy depends on size and thickness of the Si semiconductor chip, and the electrical and thermal conductivities of the composite required in the module application as briefly explained below.

The primary damage event leading to short circuit failure mode is a short circuit in an individual semiconductor chip, after which the entire rated current flows through this chip. The sandwich structure comprising the semiconductor chip, the electrodes, top and base plates is heated until the elements in the matrix alloy form an electrically conducting alloy with the Si from the chip. The majority of this alloy is made up of Al and Si from the composite matrix and the Si from the semiconductor chip. When the resulting Si content in the hotspot is below the eutectic composition the Si is distributed in a fine form, which offers relatively lower resistance to current passage than in the case when the Si content of the hotspot alloy is high. For compositions in the hotspot with Si content higher than the eutectic composition, depending upon the prevailing temperature scenario in the hotspot due to power dissipation during operation, Si will precipitate out as bulk platelets. The higher the Si content in the hotspot alloy the greater is the resistance to current passage and the higher is the power dissipated leading to quicker aging of the alloy and oxidation due to prevailing high temperatures. Therefore higher Si contents in the composite matrix, especially above the eutectic composition of approximately 10-15 per cent, or even above 20 percent, result in lower SCFM lifetime while the lower Si contents provide a higher lifetime.



IOL performance will also improve because lowering the Si contents of the matrix alloy results in lower voltage drop compared to high Si content in the matrix and hence lower power dissipation during normal operation prior to SCFM.

The explanations above have not described the nature and internal structure of the semiconductor chips themselves. If, overall, the module represents an IGBT module, the internal structure corresponds to that of an IGBT or a diode, although the invention can also be applied to other semiconductor components like thyristors.

Obviously, numerous modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that, within the scope of the appended claims, the invention may be practiced otherwise than as specifically described herein.



List of Reference Symbols

1	Press pack module
2	Semiconductor device, chip
3	Composite top plate
4	Composite base plate
5	Contact piston
6	Bonding medium, solder
11, 12	Module housing power connections
13	Housing elements



PATENT CLAIMS

- 1. High-power press pack semiconductor module (1) comprising
 - an electrically conducting base plate (4);
 - at least one electrically conducting top plate (3);
 - at least one semiconductor chip (2) including semiconductor material, a first main electrode that makes contact with the base plate forming a plane interface and a second main electrode that makes contact with the top plate,
 - a housing (11, 12, 13) containing the base plate, top plate and semiconductor chip,

wherein a material is provided adjacent at least one of said first or second main electrodes that, together with the semiconductor material forms an eutectic alloy or an alloy whose melting point is below that of the semiconductor material, characterized in, that

- at least one of said base plate (4) or top plate (3) is made of metal matrix composite material comprising of two-dimensional randomly distributed short cut graphite fibers in the plane of the interface in an AI or Ag matrix, whose coefficient of thermal expansion is close to that of the semiconductor material, said metal matrix composite material containing said alloy-forming material.
- 2. Module as claimed in Claim 1, characterized in, that
 - said base plate (4) and top plate (3) are made of the same metal matrix composite material.
- 3. Module as claimed in Claim 1, characterized in, that
 - said metal matrix composite material has a metal content of at least 25 percent by volume.
- 4. Module as claimed in Claim 3, characterized in, that
 - said metal matrix composite material comprises a metallic matrix alloy with a semiconductor material.



- 5. Module as claimed in Claim 4, characterized in, that
 - said metallic matrix alloy has a semiconductor material content up to the semiconductor material content of an eutectic composition.

10

- 6. Module as claimed in Claim 5, characterized in, that
 - said matrix comprises Ag, Al, Au or Cu with a Si content of at most 13 percent.
- 7. Module as claimed in Claim 4, characterized in, that
 - said metallic matrix alloy has a semiconductor material content that is tailored depending on the thickness of the semiconductor material such that the hotspot alloy is in the eutectic range without bulk precipitation.
- 8. Module as claimed in Claim 1, characterized in, that
 - said at least one plate of a metal matrix composite material (3, 4) has a thickness of at least the thickness of the semiconductor material.
- 9. Module as claimed in Claim 1, characterized in, that
 - said base plate (4) and said top plate (3) are both made of metal matrix composite material, and
 - said plates (3, 4) have a combined thickness of at least the thickness of the semiconductor material.




Fig. 1





Fig. 2





A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L23/051 H01L23/492 H01L23/48 C22C49/06 According to International Patent Classification (IPC) or to both national classification and IPC B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC 7 H01L C22C Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, PAJ C. DOCUMENTS CONSIDERED TO BE RELEVANT Relevant to claim No. Citation of document, with indication, where appropriate, of the relevant passages Category ° US 5 437 921 A (OKUMURA MITSUHIRO ET AL) 1-9 A 1 August 1995 (1995-08-01) column 2, lines 8-51 1-9 Α PATENT ABSTRACTS OF JAPAN vol. 2000, no. 13, 5 February 2001 (2001-02-05) & JP 2000 303155 A (FURUKAWA ELECTRIC CO LTD:THE), 31 October 2000 (2000-10-31) abstract 1-9 Α US 4 196 442 A (ARAKAWA HIDEO ET AL) 1 April 1980 (1980-04-01) column 4, lines 25-47; figures 1,2 Patent family members are listed in annex. Further documents are listed in the continuation of box C. X Special categories of cited documents: later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the "A" document defining the general state of the art which is not considered to be of particular relevance invention "E" earlier document but published on or after the International "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another dtation or other special reason (as specified) document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the or O' document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed . "&" document member of the same patent family Date of malling of the international search report Date of the actual completion of the international search 20/02/2004 11 February 2004 Authorized officer Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016 Cousins, D

2



PCT/C. 3/00646

C (Continue	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	PC1/CR-23/00048
Category °		Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 0161, no. 70 (E-1194), 23 April 1992 (1992-04-23) & JP 4 015985 A (MITSUBISHI HEAVY IND LTD), 21 January 1992 (1992-01-21) abstract	1-9

INTERNATIONAL SEARCH REPORT

n on patent family members

Inte	application No
PCT/	03/00646

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 5437921	Α	01-08-1995	JP JP FR	2590603 B2 4147654 A 2667615 A1	12-03-1997 21-05-1992 10-04-1992
JP 2000303155	Α	31-10-2000	NONE		
US 4196442	A	01-04-1980	JP JP JP DE GB NL	1282761 C 54000568 A 60003776 B 2824250 A1 1602478 A 7805992 A	27-09-1985 05-01-1979 30-01-1985 07-12-1978 11-11-1981 05-12-1978
JP 4015985	Α	21-01-1992	NONE		